National Semiconductor

LF147/LF347 Wide Bandwidth **Quad JFET Input Operational Amplifiers**

General Description

Vcc O

INTERNALLY TRIMMEI

-VEF O


The LF147 is a low cost, high speed quad JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET IITM technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF147 is pin compatible with the standard LM148. This feature allows designers to immediately upgrade the overall performance of existing LF148 and LM124 designs.

The LF147 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift.

Features

Internally trimmed offset voltage	5 mV max
Low input bias current	50 pA
Low input noise current	0.01 pA/√Hz
Wide gain bandwidth	4 MHz
High slew rate	13 V/μs
Low supply current	7.2 mA
High input impedance	$10^{12}\Omega$
■ Low total harmonic distortion A _V = 10,	<0.02%
$R_L = 10k, V_O = 20 V_{P-P}, BW = 20 H_z - 20$	kHz
Low 1/f noise corner	50 Hz
Fast settling time to 0.01%	2 µs

Connection Diagram



See NS Package Number D14E, J14A, M14A or N14A

© 1995 National Semiconductor Corporation TL/H/5647

RRD-B30M115/Printed in U. S. A.

_F147/LF347 Wide Bandwidth Quad JFET Input Operational Amplifiers

OUT 3

OUT 2

December 1994

Absolute Maximum Ratings LF347B/LF347 If Military/Aerospace specified devices are required, LF147 please contact the National Semiconductor Sales **Operating Temperature** (Note 4) (Note 4) Office/Distributors for availability and specifications. Range LF347B/LF347 LF147 Storage Temperature Range $-65^\circ C\!\leq\!T_A\!\leq\!150^\circ C$ $\pm 22V$ $\pm 18V$ Supply Voltage **Differential Input Voltage** $\pm 38V$ $\pm 30 V$ Lead Temperature 260°C (Soldering, 10 sec.) 260°C Input Voltage Range $\pm 19V$ $\pm\,15V$ Soldering Information (Note 1) Dual-In-Line Package Output Short Circuit Continuous Continuous Soldering (10 seconds) 260°C Duration (Note 2) Small Outline Package Power Dissipation 900 mW 1000 mW Vapor Phase (60 seconds) 215°C (Notes 3 and 9) Infrared (15 seconds) 220°C T_i max 150°C 150°C See AN-450 "Surface Mounting Methods and Their Effect e dia Cavity DIP (D) Package on Product Reliability" for other methods of soldering sur-80°C/W face mount devices. Ceramic DIP (J) Package 70°C/W Plastic DIP (N) Package ESD Tolerance (Note 10) 900V 75°C/W Surface Mount Narrow (M) 100°C/W 85°C/W Surface Mount Wide (WM)

DC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	LF147			LF347B			LF347			Units
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	
V _{OS}	Input Offset Voltage	$R_S = 10 \text{ k}\Omega, T_A = 25^{\circ}C$ Over Temperature		1	5 8		3	5 7		5	10 13	mV mV
$\Delta V_{OS} / \Delta T$	Average TC of Input Offset Voltage	$R_S = 10 k\Omega$		10			10			10		μV/°C
I _{OS}	Input Offset Current	T _j =25°C, (Notes 5, 6) Over Temperature		25	100 25		25	100 4		25	100 4	pA nA
IB	Input Bias Current	T _j =25°C, (Notes 5, 6) Over Temperature		50	200 50		50	200 8		50	200 8	pA nA
R _{IN}	Input Resistance	Tj=25℃		10 ¹²			10 ¹²			10 ¹²		Ω
A _{VOL}	Large Signal Voltage Gain	$V_S = \pm 15V$, $T_A = 25^{\circ}C$ $V_O = \pm 10V$, $R_L = 2 k\Omega$ Over Temperature	50 25	100		50 25	100		25 15	100		V/mV
Vo	Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 10 \text{ k}\Omega$	±12	±13.5		±12	±13.5		±12	±13.5		v
V _{CM}	Input Common-Mode Voltage Range	$V_S = \pm 15V$	±11	+ 15 - 12		±11	+ 15 - 12		±11	+ 15 - 12		V V
CMRR	Common-Mode Rejection Ratio	$R_S \le 10 \ k\Omega$	80	100		80	100		70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 7)	80	100		80	100		70	100		dB
IS	Supply Current			7.2	11		7.2	11		7.2	11	mA

AC Electrical Characteristics (Note 5)												
Symbol	Parameter	Conditions	LF147			LF347B			LF347			Units
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	Amplifier to Amplifier Coupling	$T_A = 25^{\circ}C$, f = 1 Hz - 20 kHz (Input Referred)		-120			-120			-120		dB
SR	Slew Rate	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$	8	13		8	13		8	13		V/µs
GBW	Gain-Bandwidth Product	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$	2.2	4		2.2	4		2.2	4		MHz
e _n	Equivalent Input Noise Voltage	$T_A = 25^{\circ}C, R_S = 100\Omega, f = 1000 Hz$		20			20			20		nV/√Hz
i _n	Equivalent Input Noise Current	T _j =25°C, f=1000 Hz		0.01			0.01			0.01		pA/√Hz

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 2: Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 3: For operating at elevated temperature, these devices must be derated based on a thermal resistance of θ_{jA} .

Note 4: The LF147 is available in the military temperature range $-55^{\circ}C \leq T_A \leq 125^{\circ}C$, while the LF347B and the LF347 are available in the commercial temperature range $0^{\circ}C \leq T_A \leq 70^{\circ}C$. Junction temperature can rise to T_j max = 150^{\circ}C.

Note 5: Unless otherwise specified the specifications apply over the full temperature range and for $V_S = \pm 20V$ for the LF147 and for $V_S = \pm 15V$ for the LF347B/LF347. V_{OS} , I_B, and I_{OS} are measured at $V_{CM} = 0$.


Note 6: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D . $T_j = T_A + \theta_{jA} P_D$ where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 7: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from $V_S = \pm 5V$ to $\pm 15V$ for the LF347 and LF347B and from $V_S = \pm 20V$ to $\pm 5V$ for the LF147.


Note 8: Refer to RETS147X for LF147D and LF147J military specifications.

Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Note 10: Human body model, 1.5 k Ω in series with 100 pF.







Application Hints (Continued)

output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on $\pm 4.5V$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF147 will drive a 2 k Ω load resistance to $\pm 10V$ over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.


Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in po-


Detailed Schematic


larity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.














National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.